Part Number Hot Search : 
2N440 22120 SLD9630 1533SY YUNPR 5ETTTS TSM34 MAX114
Product Description
Full Text Search
 

To Download 100393QC Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 100393 Low Power 9-Bit ECL-to-TTL Translator with Latches
February 1990 Revised November 1999
100393 Low Power 9-Bit ECL-to-TTL Translator with Latches
General Description
The 100393 is a 9-bit translator for converting F100K logic levels to TTL logic levels. A LOW on the latch enable (LE) latches the data at the input state. A HIGH on the LE makes the latches transparent. A HIGH on either the ECL or TTL output enable (OE ECL or OE TTL), holds the outputs in a high impedance state. The 100393 is designed with TTL, 64 mA outputs for Bus Driving capability. All ECL inputs have 50 k pull-down resistors. When the inputs are either unconnected or at the same potential, the outputs will go LOW.
Features
s 64 mA IOL drive capability s 2000V ESD protection s -4.2V to -5.7V operating range s Latched outputs s TTL outputs
Ordering Code:
Order Number 100393QC Package Number V28A Package Description 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names D0-D8 Q0-Q8 LE OE TTL OE ECL Description Data Inputs (ECL) Data Outputs (TTL) Latch Enable Input (ECL) Output Enable (TTL) Output Enable (ECL)
(c) 1999 Fairchild Semiconductor Corporation
DS010650
www.fairchildsemi.com
100393
Truth Table
Inputs OE TTL L L L H X
H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance
Outputs LE H H L X X DN L H X X X QN L H Latched Z Z
OE ECL L L L X H
Logic Diagram
www.fairchildsemi.com
2
100393
Absolute Maximum Ratings(Note 1)
Storage Temperature (TSTG) Maximum Junction Temperature (TJ) Case Temperature under Bias (TC) VEE Pin Potential to Ground Pin VTTL Pin Potential to Ground Pin ECL Input Voltage (DC) TTL Input Voltage Output Current (DC Output HIGH) ESD (Note 2) -65C to +150C +150C 0C to +85C -7.0V to +0.5V -0.5V to +6.0V VEE to +0.5V -0.5V to +7.0V +130 mA 2000V
Recommended Operating Conditions
Case Temperature (TC) Supply Voltage VEE VTTL -5.7V to -4.2V +4.5V to +5.5V 0C to +85C
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 2: ESD testing conforms to MIL-STD-883, Method 3015.
DC Electrical Characteristics (Note 3)
VEE = -4.2V to -5.7V; VCC = VCCA = GND, VTTL = +4.5V to +5.5V, TC = 0C to +85C
Symbol VOH VOL VIH Parameter Output HIGH Voltage Output LOW Voltage Input HIGH Voltage ECL Inputs OE TTL VIL Input LOW Voltage ECL Inputs OE TTL IBVI IIH Input Breakdown Current ECL Input HIGH Current ECL Inputs OE ECL TTL Input HIGH Current IIL ECL Input LOW Current TTL Input LOW Current ICEX IOS IOZH IOZL VFCD IEE ICCH ICCL ICCZ Output HIGH Leakage Current Output Short-Circuit Current 3-STATE Current Output HIGH 3-STATE Current Output LOW Input Clamp Diode Voltage VEE Power Supply Current VTTL Power Supply Current HIGH VTTL Power Supply Current LOW VTTL Power Supply Current 3-STATE -39 -100 OE TTL ECL Inputs OE TTL 0.5 -50 250 -225 +50 -50 -1.2 -18 29 65 49 -1165 2.0 -1830 -1475 0.8 10 240 350 5.0 Min 2.5 2.0 0.55 0.50 -870 Typ Max Units V V mV Guaranteed HIGH Signal for All Inputs V mV Guaranteed LOW Signal for All Inputs V A A A A A A mA A A V mA mA mA mA VOUT = 0.0V, VTTL = +5.5V VOUT = +2.7V VOUT = 0.5V IIN = -18 mA Inputs OPEN VBI = 7.0V VIN = VIH (Max) VIN = 2.7V VIN = VIL (Min) VIN = 0.5V IOH = -1 mA IOH = -15 mA IOL = 64 mA IOL = 24 mA Conditions VIN = VIL (Min) or VIH (Max) VIN = VIL (Min) or VIH (Max)
Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.
3
www.fairchildsemi.com
100393
AC Electrical Characteristics
VEE = -4.2V to -5.7V, VCC = GND, VTTL = +4.5V to +5.5V Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tPZH tPZL tPHZ tPLZ tS tH tPW (L) Parameter Propagation Delay Data to Output Propagation Delay LE to Output Output Enable Time OE TTL to QN Output Disable Time OE TTL to QN Output Enable Time OE ECL to QN Output Disable Time OE ECL to QN Setup Time, DN to LE Hold Time, DN to LE Pulse Width LOW, LE TC = 0C Min 2.3 2.3 2.0 3.5 2.0 2.0 2.4 3.2 2.4 3.2 0.7 1.3 2.0 Max 4.8 5.6 5.5 8.0 6.0 5.5 5.6 8.5 6.0 7.6 TC = +25C Min 2.3 2.3 2.0 3.5 2.0 2.0 2.4 3.2 2.4 3.2 0.7 1.3 2.0 Max 4.8 5.6 5.5 8.0 6.0 5.0 5.6 8.5 6.0 7.6 TC = +85C Min 2.3 2.3 2.0 3.5 2.0 2.0 2.4 3.2 2.4 3.2 0.7 1.3 2.0 Max 5.3 6.4 5.5 8.0 6.0 5.0 5.6 8.5 6.0 7.6 Units ns ns ns ns ns ns ns ns ns Conditions Figures 1, 2 Figures 1, 2 Figure 3 Figure 3 Figure 4 Figure 4 Figures 1, 2 Figures 1, 2 Figures 1Figure 2
Test Circuit
Switch Positions
for Parameter Testing
Parameter tPLH, tPHL tPHZ, tPZH tPLZ, tPZL
S-Position Open Open Open
FIGURE 1. AC Test Setup
www.fairchildsemi.com
4
100393
Switching Waveforms
FIGURE 2. Propagation Delays, Setup and Hold Times, and Pulse Width
FIGURE 3. Enable and Disable Waveforms, OE TTL
FIGURE 4. Enable and Disable Waveforms, OE ECL
5
www.fairchildsemi.com
100393 Low Power 9-Bit ECL-to-TTL Translator with Latches
Physical Dimensions inches (millimeters) unless otherwise noted
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com


▲Up To Search▲   

 
Price & Availability of 100393QC

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X